Project Overview
This project presents a complete RTL-to-GDS design flow for a high-speed digital multiplier with aggressive timing closure. Includes synthesizable Verilog RTL, comprehensive functional verification, equivalence checking, and timing-aware physical design with timing closure results.
Performance Metrics
bolt
Operating Frequency
2.5 GHz
achieved frequency
memory
Cell Count
~85K
standard cells
area
Total Area
~450 µm²
routed design
Design Specifications
architecture RTL Architecture
- • 32-bit operands: Carry-save multiplication array
- • Pipelined design: 4-stage pipeline for throughput
- • Synthesizable Verilog: Tool-independent RTL
- • Design constraints: Aggressive timing targets
engineering Verification & Physical
- • VCS simulations: Functional verification complete
- • Equivalence checking: Formal ECO verification
- • Timing closure: 0 violations, negative slack
- • Physical design: DRC/LVS clean layout
Tools & Technologies
Synopsys VCS
Design Compiler
Formality
ICC/Innovus
StarRC/QRC
Access Full Documentation
Download comprehensive design reports including RTL code, timing analysis, physical design results, and verification documentation with closure metrics.
file_download Download Full Report (PDF)